The design and fabrication approaches chosen satellite systems may use monolithic receive and by both contractors in the development of the low transmit module technology which is expected to noise amplifiermodules are similar. Sub halffurther increase the system operating efficiency, micron gate length FET's have been designed and In support of the development of advanced antenna are in process of fabricationfor use in the low concepts, a key area therefore, is the development noise amplifiers. Both conventional photoof compatible monolithic receive and transmit lithographysupplementedby the E-beam lithography modules at the above stated frequencies, are used for circuit and active component fabrication. Since LNA submodules are still in the final Gallium arsenide (GaAs) monlithicmicrowave design and early fabrication stages, only prelimintegrated circuits (MMIC) offer substantial perinary test results are available. Figure 4 shows formance advantages in the proposed frequencies of the Hughes LNA design, its calculated characterisinterest. Since entire microwave circuits can be tics and component layout. Significantlybetter fabricated on a single chip, utilizing deposition, results are expected in the FET gain and noise perepitaxy and ion implantationtechniques, the reformance areas in the future. Typical low noise sulting circuit is free of parasitics, losses and FET performance in the band of interest is expected component value uncertaintiesnormally associated to improve by approximately1 dB during the durawith wire bonds and other external interconnects, tion of this development effort. Consequently, Monolithic circuits can therefore be designed, the module noise figure goal of 5 dB or less is developed and produced for optimum performance expected to be achieved without difficulty. with no circuit adjustments after assembly. Figure 5 shows the initial amplifierdesign employed by Honeywell. A single gate FET version of In addition to monolithic circuit performance the amplifier is expected to be used in the LNA. advantages mentioned, additional, very attractive Noise performance is similar to the Hughes version advantages are offered by microwave monolithic described above. integrated circuits in areas of cost, weight per function and reliability. As technology matures Phase Shifter Submodule and substantialvolumes of production are achieved, all advantages will be more fully realized.
Possibly the most challenging part of the proposed effort to develop a monolithic receive NASA Lewis Research Center is pursuing the module is the developmentof the phase shifter following MMIC developmentswhich promise maximum submodule. The performance goals of the submodule impact for the future communicationssystems in require its operation at five different phase the 30/20 GHz frequencyrange, states between zero and 180 degrees controlled by a digital input signal. The phase shifter is to 30 GHz Monolithic Receive Module use a true time delay phase shift scheme, where in any state of the phase shifter the total module Two parallel efforts to develop a 30 GHz monophase shift is proportional to frequency within lithic receive module are in progress at Hughesthe 27.5 to 30 gigahertz passband.
A large variety of monolithic phase shifters are commanded using a digital signal. Two differhas been developed for various applications. Most ent approaches in controlling the receive module of these phase shifters were designed and built at gain are presented in Fig. 1 . Honeywell's pro-X-band frequencies or lower where area per phase posed approach is to control the gain at rf while shift bit requirementswere relatively large, At the Hughes' proposed approach is to vary the module 30 gigahertz, the area requirementswill be reduced gain at IF. Both approaches utilize dual gate by about a factor of four, making the approach more FET's where variation of second gate bias controls practical, although more challenging problems are the gain of the amplifier. Figures 10 and 11 show expected in the areas of insertion loss, phase the proposed circuit and submodule layout designs. error and circuit yield.
Both designs are preliminary and changes are expected before final designs are approved. Both contractorsare investigatingthe designs of digital phase shifters based on switched transSince both submodules depend on gain variation mission line configurationusing large periphery due to FET bias voltage changes a digital to analog unbiased FET's as RF switches. Phase shifting is converter will be required for each approach. accomplishedby true time delay between the difDesigns and proven fabrication techniques exist for ferential electrical length of microstrip lines in digital to analog converters and no difficulties the circuit. Two of the most common rf switch are expected in this area. It is expected that circuits in use employ FET's either in shunt or the submodule sizes for both approaches, including series-mountedconfiguration. Figure 6 shows a the DIA converter circuitry, will be approximately single bit phase shifter in a shunt mounted FET 1 mm x 2 mm. switch configuration. Honeywell's initial approach was to build a single bit (180") switched line RF-IF Submodule phase shifter employing 300 micron gate periphery power FET's as switches in a shunt mounted conThe RF-IF submodule'stwo main functions are figuration. The FET dc on resistance exhibited to convert the 27.5 to 30 gigahertz input rf signal was 11 to 14 ohms.2 The insertion loss per bit to the specified IF frequency in a mixer and to was approximately4 dB over the 27.5 to 30 gigaamplify the external reference signal which serves hertz band.
as a local escillator input to the mixer. Both contractors chose to amplify the given 15 microwatt A subsequent improvement in dc on resistance reference signal to serve as the local oscillator. by a factor of 1.5 to 2 has been achieved by fab-A multistage, low noise, high gain monolithic ricating the switch FET's by the use of the selfamplifier will be developed for this purpose. aligned gate (SAG) technology. J Generally, the SAG phase shifters to date have achieved about
Although no final design choices have been 2.5 dB/bit insertionloss over the band mentioned made, Hughes' choice for the mixer design was a above. It is expected that future 30 gigahertz dual gate FET while Honejave11's baseline approach phase shifters could be fabricated with an inserwas a balanced Shottky diode mixer with a rat race tion loss of 1.5/dB bit. A comparison of measured hybrid. The IF amplifier, required in Honejavell's and calculated insertion loss for a SAG phase approach (see Fig. 1 ) is expected to be a simple, shifter is shown in Fig. 7 . Honeywell's design low gain, low noise figure monolithic type, for an improved phase shifter employing four series operating in the suggested IF frequency band be-FET switches fabricated by SAG technique is shown tween 4 and 8 gigahertz. No experimentalresults in Fig. 8 . The design features a more compact are available for this submodule at present. layout with no rf grounding requirementswhich promises lower insertion loss and better phase 20 GHz Transmit Module performance.
A monolithic transmit module is under • Hughes' initial approach was to investigate an development at Rockwell International,Thousand analog phase shifter as shown in Fig. 9 . The phase Oaks, California. The technology goals for the shifter is based on a branch line coupler approach 30-month contract are given in Table 2 . The MMIC which is very simple and occupies a relatively module uses a microstrip approach in which all small area. Although not a true time delay phase active and passive devices are fabricated on a shifter, it's simplicity and projected high circuit GaAs substrate. Figure 12 , shows a block diagram yield makes it a good candidate for further invesfor an initial layout of the fully monolithic tigation. A 30 gigahertz Lange coupler has been transmit module chip. The module consists of five fabricated and the investigationof its charactercascaded single bit phase shifters each employing istics continues. IdenticalShottky-barrier a switched line approach using FET devices for diodes are connected in series with the inductors switches. The digital control circuitry portion to ground. By proper biasing of the diodes their accepts a TTL input signal and provides the sigcapacitance can be varied which subsequently nals to switch in or out each of the five phase changes the phase of the transmitted signal, shifters. A two-stage buffer amplifierfollows Loaded line circuit designs are being considered the phase shifters to compensate for the phase for the two minor bits of 11.25 and 22.5 degrees, shifter losses. Finally, a three-stage power While they do not provide true time delay, these amplifiercompletes the module. The chip size is designs are considerablysmaller and are projected 4.8 mm by 6.4 mm, however this initial design layto introduce negligible phase errors, out includes diagnostic test circuitry and the final layout could produce a smaller chip size.
Gain Control Submodule
It was determined that a staged development for the fully monolithic transmit module was the most As shown in Table 1 , the receive module RF/IF feasible approach to follow. This consisted of a gain performance goal stipulates that maximum gain design for the fully monolithic module and then a be equal or greater than 30 dB with six intermedivision of the total circuit into submodule dediate steps as shown. The intermediategain steps signs which were of a suitable scale for fabrication, characterizationand evaluation. Fig. 13 .
The VPA module is divided into two submodules, A second mask set consisted of submodulechips of the amplifier module and the amplitude control the full three-stage power amplifier and various module. The two modules will be monolithically one and two stage combinations of this full threeintegrated later onto a single 4.5 mm x 1.5 mm stage amplifier.
GaAs chip. Dual-gate power FET devices suitable for 20 GHz operation were first developed. These The design approach for these submodule devices are to be incorporatedinto the four-stage developmentswas accomplishedby the extensive use amplifier module. Concurrently,a four-stage of computer aided design (CAD). The CAD included single-gate FET monolithic amplifiermodule for equivalent circuits for the FET's, accuratemodel-20 GHz operation and the D/A converter module for ing of passive elements and careful characterizaamplitude control were also developed. tion of parasitics and inter-elementcoupling. The objectives of the design were minimal chip Four-Stage, Single-Gate Amplifier size with high yield processing and low potential cost to provide reliable modules meeting the goals For the four-stage, single-gate amplifier, of Table 2 .
GaAs FET's with gate widths of 300 um were used in the first and second stages while FET's with gate With approximatelytwo-thirds of the program widths of 600 um and 1500 um were used in the third completed, submodules have been fabricated and and fourth stage, respectively. FET equivalent tested demonstratingall of the necessary circuit circuit models were used for the amplifier design. The amplifier has a gain of at least 18 dB +21 dBm was measured across the 2.5 GHz band, with across the 18 to 20 GHz frequency band. It was the goal being +23 dBm. The phase shifter subanticipated that with a minor design iteration modules also operated but with an approximate (increased interstage drain matching inductances), 3.5 dB insertionloss (goal of 2.5 dB) per phase an output power of at least 500 mW with 20 dB gain shifter bit.
can be achieved.
Although the submodules still require further Dual-GateFET development, sufficient informationhas been obtained and design iterations developed that the Dual-gate FET models with cascade connected mask set for the fully monolithic transmit module common-sources,common-gate stages were obtained has been designed and fabricated. The remaining by comparingmeasured devices S parameters with time of this contractualeffort will continue with models generated from SUPER-COMPACT. The element the fabrication, test and evaluation of the fully values of the models were obtained by optimization. " monolithic transmit module.
Hybrid single-stagedual-gateFET amplifiers 20 GHz Variable Power Amplifier (VPA1 Module with gate width up to 1200 um have achieved gains in excess of 10 dB over the 18 to 20 GHz band with Texas Instruments is presently developing a a range of gain control greater than 30 dB. 20 GHz monolithic variable power amplifier module. The performance goals of this monolithic amplifier Using the measured S parameters, complete module are shown in Table 3 . The objective is to dual-gate equivalent circuit models have been obdevelop a 17.7 to 20.2 GHz monolithic GaAs varitained for amplifier design. A four-stage, dualable power amplifierexhibiting high efficiency at gate amplifierbased on complete device models for various output power levels. The amplitude conthe differentstages has been designed. A gain in trol provides for five output power states at excess of 25 dB was predicted. Figure 16 shows nominal levels 500, 125, 50, and 12.5 mW and zero.
the computed gain-frequencyresponse and input/ The amplitude control is to operate on a digital output VSWR performance. basis and be TTL compatible. Fig. 18 . Fixed beams shown were not in-2. Sokolov, V., Bauhahn, P., Geddes, J., cluded as part of this exercise. Figure 19 shows Contolatis, T., and Chao, C., "A GaAs Monothe DC power requirement per sector beam for a lithic Phase Shifter for 30 GHz Application," conventional amplifier (TWT) utilizingconven-IEEE 1983 Microwave and Millimeter-WaveMonotional variable power dividers to achieve the lithic Circuits Symposium, Boston, MA, May 31-required beam scan. This system, referred to as June 1, 1983, pp. 40-44. "System A" uses 1982 technology and is the reference system for our comparison. Figures 20 and 21 3. Yokoyama, N., Ohnishi, T., Odani, K., and show the resulting DC power budgets for sector Orodera, H., "Ti/W Silicide Gate Technology for beams utilizing distributed amplifierapproaches Self-AlignedGaAs MESFET VLSIS," International (MMIC) and 1987 technology. As shown, the total Electron Devices Meeting, Washington, D.C., efficiency per scan beam is higher for the cases December 1981, pp. 80-83. where a distributed amplifier approach is used. "System B" is utilizing two spacecraft antennas 4. Petersen,W. C., and Gupta, A. K., "A Two-Stage with separate receive/transmitfeeds. "System C", Monolithic Buffer Amplifier for 20 GHz Satelalso using a distributed amplifier approach, emlite Communication," IEEE 1983 Microwave and ploys a single reflector antenna concept with Millimeter-WaveMonolithic Circuits Symposium, separate receive/transmitfeeds. By incorporating Boston, MA, May 31-June 1, 1983, pp. 37-39. the "System C" separate receive/transmitfeed assembly into a single receive/transmitfeed uti-5. Petersen, W. C., and Gupta, A. K., "A Threelizing common receive/transmithorns with orthomode Stage Power Amplifier for a 20 GHz Monolithic transducers a further reduction of weight and cost Transmit Module," to be published in the GaAs is possible. This approach is presented as IC Symposium to be held in Phoenix, Arizona, on "System D". The three distributed amplifierapOct. 25-27, 1983. proaches, compared to a specific conventional amplifier approach, show that significant improve-6. Saunier, P., Kim, B., and Frensley, W. R., ment can be gained in efficiency, weight and cost "GaAs Integrated Digital-to-AnalogueConvertor by the use of properly designed systems employing for Control of Power Dual-Gate FET's," EIec-MMIC modules. Tables 5 and 6 show the summary of tronic Letters, Vol. 19, No. 5, March 3_83, the tradeoff exercise for the four systems depp. 162-163. scribed. The implementationof the distributed amplifier approach in a specific scan beam system 7. "30/20 GHz Spacecraft Multiple Beam Antenna resulted in a 25 percent decrease of total DC System; Task 1 Report: Development of Operapower, a 60 percent decrease in system weight tional System Concepts," TRW Systems Group, (antenna, feed, amplifiers and heat rejection) and Document No. AO05, Feb. 1981. a 5 percent increase in the efficiency of the final RF amplifier for the scan feed array. Initial estimates also indicate that the cost required for the distributed amplifier receive/transmitarrays for scan beams will be less than half of that required for conventionalamplifiers. .~~CD~__J "t:l~.
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